## Verification of Concurrent Programs under Relaxed Memory Models

Moscow State University

Roland Meyer

Technische Universität Kaiserslautern

Concurrent Programs with Shared Memory

- Finite number of shared variables {*x*, *y*, *x*<sub>1</sub>,...}
- Finite data domain  $\{d, d_0, d_1, \ldots\}$
- Finite number of finite-control threads  $T_1, \ldots, T_n$  with operations:

w(x,d), r(x,d)

x = y = 0Thread 1
Thread 2 p: y = 1  $p: if(y == 0) \{ r: crit. sect. 2 \\ d: \}$ Thread 2 p: y = 1  $q: if(x == 0) \{ r: crit. sect. 2 \\ s: \}$ 

Dekker's mutual exclusion protocol.

- Threads directly write to and read from memory
- Classical interleaving semantics
  - Computations of different threads are shuffled
  - Program order is preserved for each thread

x = y = 0		Mem		
Thread 1	Thread 2	Thread 1 $pc = a$	<i>x</i> 0	
a : x = 1	p: y = 1	pe = u	-	
<pre>b: if(y == 0){ c: crit.sect.1 d: }</pre>	q : if (x == 0) { r : crit.sect.2 s : }	Thread 2 $pc = p$	<i>у</i> О	

- Threads directly write to and read from memory
- Classical interleaving semantics
  - Computations of different threads are shuffled
  - Program order is preserved for each thread

x = y = 0		Mem		
Thread 1	Thread 2	Thread 1 $pc = b$	x 1	
<pre>a : x = 1 b : if(y == 0){ c : crit.sect.1 d : }</pre>	<pre>p: y = 1 q: if(x == 0){ r: crit.sect.2 s: }</pre>	Thread 2 pc = p	<i>у</i> 0	

- Threads directly write to and read from memory
- Classical interleaving semantics
  - Computations of different threads are shuffled
  - Program order is preserved for each thread

x = y = 0		Mem		
Thread 1	Thread 2	Thread 1 $pc = c$	x 1	
<i>a</i> : <i>x</i> = 1	p: y = 1	<i>p c c</i>		
<pre>b: if(y == 0){ c: crit.sect.1 d: }</pre>	q : if(x == 0){ r : crit.sect.2 s : }	Thread 2 $pc = p$	у 0	

- Threads directly write to and read from memory
- Classical interleaving semantics
  - Computations of different threads are shuffled
  - Program order is preserved for each thread

x = y = 0		Mem		
Thread 1	Thread 2	Thread 1 $nc = c$	x 1	
a : x = 1	p: y = 1	<i>pc</i> – <i>c</i>	-	
<pre>b: if(y == 0){ c: crit.sect.1</pre>	q: if (x == 0){ r: crit. sect. 2	Thread 2 $pc = q$	у 1	
d : }	s:}			

- Threads directly write to and read from memory
- Classical interleaving semantics
  - Computations of different threads are shuffled
  - Program order is preserved for each thread

x = y = 0		Thread 1	Mem
Thread 1	Thread 2	pc = c	holus
<pre>a : x = 1 b : if(y == 0){ c : crit.sect.1 d : }</pre>	<pre>p: y = 1 q: if(x == 0){ r: crit.sect.2 s: }</pre>	Mutual exclusio	у 1

. .

- Sequential Consistency forbids compiler and hardware optimizations
- Hence is not implemented by any processor
- Processors have various buffers to reduce latency of memory accesses
- Behavior captured by relaxed memory models
- Here: Total Store Ordering (TSO) memory model

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

$$x = y = 0$$
 Mem

 Thread 1
 Thread 2
  $pc = a$ 
 0

  $a : x = 1$ 
 $p : y = 1$ 
 $pc = a$ 
 0

  $b : if(y == 0)$ {
  $q : if(x == 0)$ {
 Thread 2
  $y$ 
 $c : crit. sect. 1$ 
 $q : if(x == 0)$ {
 Thread 2
  $y$ 
 $d :$ 
 $pc = p$ 
 0

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

Merr
$$x = y = 0$$
MerrThread 1Thread 2 $pc = b$  $w(x,1)$  $x$  $a : x = 1$  $p : y = 1$  $p : y = 1$  $0$  $r : crit.sect. 2$  $pc = b$  $w(x,1)$  $0$  $b : if(y == 0)$ { $q : if(x == 0)$ {Thread 2 $y$  $y$  $c : crit.sect. 1$  $r : crit.sect. 2$  $pc = p$  $0$ 

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

Merr
$$x = y = 0$$
MerrThread 1Thread 2 $pc = c$  $w(x,1)$  $x$  $a : x = 1$  $p : y = 1$  $p : y = 1$  $0$  $b : if(y == 0)$ { $q : if(x == 0)$ {Thread 2 $y$  $c : crit. sect. 1$  $q : crit. sect. 2$  $pc = p$  $0$ 

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

Merr
$$x = y = 0$$
Thread 1 $x$ Thread 1Thread 2 $pc = c$  $w(x, 1)$  $0$  $a : x = 1$  $p : y = 1$  $p : y = 1$  $0$  $0$  $b : if(y == 0)$ { $q : if(x == 0)$ {Thread 2 $w(y, 1)$  $y$  $c : crit. sect. 1$  $r : crit. sect. 2$  $pc = q$  $w(y, 1)$  $0$  $d :$  $s :$  $pc = q$  $w(y, 1)$  $0$ 

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

Merr
$$x = y = 0$$
MerrThread 1Thread 2 $pc = c$  $w(x,1)$  $x$  $a : x = 1$  $p : y = 1$  $p : y = 1$  $0$  $b : if(y == 0)$ { $q : if(x == 0)$ {Thread 2 $y$  $c : crit. sect. 1$  $q : crit. sect. 2$  $pc = q$  $1$ 

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

Merr
$$x = y = 0$$
MerrThread 1Thread 2 $pc = c$  $w(x,1)$  $x$  $a : x = 1$  $p : y = 1$  $p : y = 1$  $0$  $b : if(y == 0)$ { $q : if(x == 0)$ {Thread 2 $y$  $c : crit. sect. 1$  $r : crit. sect. 2$  $pc = r$  $1$  $d :$ } $s :$ } $pc = r$  $1$ 

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

x = y = 0				Mem
Thread 1 a : x = 1 b : if(y == 0){ c : crit.sect.1 d : }	Thread 2 p: y = 1 q: if(x == 0){ r: crit. sect. 2 s: }	Thread 1 pc = c Thread 2 pc = r		x 1 y 1

- TSO architectures have write buffers
- FIFO buffers that store writes for later execution
- Read takes value from memory if no write to that variable is buffered
- Otherwise read value of last write in the buffer on that variable

Mem
$$x = y = 0$$
Thread 1Thread 2Thread 1Thread 2 $pc = c$  $pc = c$  $a : x = 1$  $p : y = 1$  $pc = c$  $pc = c$  $b : if(y == 0)$ { $q : if(x == 0)$ { $r : crit. sect. 2$  $y$  $c : crit. sect. 1$  $r : crit. sect. 2$  $Nutual exclusion fails!!! $y$  $d :$  $s :$  $y$  $1$$ 

Relaxed executions may lead to bad behaviour

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

**Theorem [Adve, Hill 1993]** If a program is data-race-free, then SC and TSO semantics coincide.

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

**Theorem [Adve, Hill 1993]** If a program is data-race-free, then SC and TSO semantics coincide.

So, go and write data-race-free programs!

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

**Theorem [Adve, Hill 1993]** If a program is data-race-free, then SC and TSO semantics coincide.

## So, go and write data-race-free programs!

Works in 90% of the cases

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

**Theorem [Adve, Hill 1993]** If a program is data-race-free, then SC and TSO semantics coincide.

#### So, go and write data-race-free programs!

Works in 90% of the cases

Performance-critical code has data races

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

**Theorem [Adve, Hill 1993]** If a program is data-race-free, then SC and TSO semantics coincide.

#### So, go and write data-race-free programs!

Works in 90% of the cases

Performance-critical code has data races

Concurrency libraries Operating systems HPC@Fraunhofer ITWM

Relaxed executions may lead to bad behaviour

If this is the real world, why does anything work?

**Theorem [Adve, Hill 1993]** If a program is data-race-free, then SC and TSO semantics coincide.

## So, go and write data-race-free programs!

Works in 90% of the cases

Performance-critical code has data races

Concurrency libraries Operating systems HPC@Fraunhofer ITWM

This is where our verification techniques apply

#### Outline

#### Shared Memory Concurrency

- Sequential Consistency Semantics
- Total Store Ordering Semantics

#### 2 Reachability



# Reachability

[Atig, Bouajjani, Burckhardt, Musuvathi, POPL'10]

State Reachability Problem

Consider a memory model MM

State Reachability Problem for MM

**Input**: Program P and a (control + memory) state s.

**Problem**: Is s reachable when P is run under MM?

State Reachability Problem

Consider a memory model MM

State Reachability Problem for MM

**Input**: Program P and a (control + memory) state s. **Problem**: Is s reachable when P is run under MM?

Decidability / Complexity ?

Each thread is finite-state

• For the SC memory model, this problem is PSPACE-complete

State Reachability Problem

Consider a memory model MM

State Reachability Problem for MM

**Input**: Program P and a (control + memory) state s. **Problem**: Is s reachable when P is run under MM?

Decidability / Complexity ?

Each thread is finite-state

• For the SC memory model, this problem is PSPACE-complete

• Non-trivial for relaxed memory models:

 $Paths_{TSO}(P) = Closure_{TSO}(Paths_{SC}(P))$  is non-regular

# Reachability

[Atig, Bouajjani, Burckhardt, Musuvathi, POPL'10]

Decidability:

Simulation of TSO semantics by Lossy Channel Systems

#### Decidability of State Reachability for TSO

#### Theorem [ABBM 2010]

The state reachability problem for TSO is reducible to the control-state reachability problem for LCS.

#### Decidability of State Reachability for TSO

#### Theorem [ABBM 2010]

The state reachability problem for TSO is reducible to the control-state reachability problem for LCS.

#### Theorem [Abdulla, Jonsson 1993]

The control-state reachability problem for LCS is decidable.

## Decidability of State Reachability for TSO

#### Theorem [ABBM 2010]

The state reachability problem for TSO is reducible to the control-state reachability problem for LCS.

#### Theorem [Abdulla, Jonsson 1993]

The control-state reachability problem for LCS is decidable.

#### Corollary

The state reachability problem for TSO is decidable.

## From TSO to LCS 1/5



Write buffers are perfect FIFO channels

Mem 0 x The write buffer of Thread 1

## From TSO to LCS 1/5

Thread 1:
$$x = 1; y = 1; x = 2; y = 2; y = 3;$$
Thread 2:if  $(x == 2)$  { if  $(y == 0)$  { ... } }

Write buffers are perfect FIFO channels

Mem

у

0 x w(y, 3) w(y, 2) w(x, 2) w(y, 1) w(x, 1) 0 The write buffer of Thread 1

## From TSO to LCS 1/5

Thread 1:
$$x = 1; y = 1; x = 2; y = 2; y = 3;$$
Thread 2:if  $(x == 2)$  { if  $(y == 0)$  { ... } }

Write buffers are perfect FIFO channels

Mem
Thread 1:
$$x = 1; y = 1; x = 2; y = 2; y = 3;$$
Thread 2:if  $(x == 2)$  { if  $(y == 0)$  { ... } }

Write buffers are perfect FIFO channels



Thread 1:
$$x = 1; y = 1; x = 2; y = 2; y = 3;$$
Thread 2:if  $(x == 2)$  { if  $(y == 0)$  { ... } }

Write buffers are perfect FIFO channels





Write buffers are perfect FIFO channels

Mem



#### Thread 2 reads x = 2



Write buffers are perfect FIFO channels

Mem



#### Thread 2 deadlocks as y = 1

Roland Meyer (TU-KL)

Thread 1:	x = 1; y = 1; x = 2; y = 2; y = 3;		
Thread 2:	if (x == 2) {	if $(y == 0) \{ \dots \}$	

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels



Thread 1:x = 1; y = 1; x = 2; y = 2; y = 3;Thread 2:if  $(x == 2) \{$  if  $(y == 0) \{ ... \} \}$ 

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels

$$w(y, 3) w(y, 2) w(x, 2) w(1) w(x, 1)$$

$$0$$
The write buffer of Thread 1

Mem

0

Thread 1:x = 1; y = 1; x = 2; y = 2; y = 3;Thread 2:if  $(x == 2) \{$  if  $(y == 0) \{ ... \} \}$ 

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels

$$w(y, 3) w(y, 2) w(x, 2) w(1)$$
The write buffer of Thread 1

Mem

1

Thread 1:	x = 1; y = 1; x = 2; y = 2; y = 3;		
Thread 2:	if (x == 2) {	if $(y == 0) \{ \dots \}$	

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels



Mem

2

Thread 1:x = 1; y = 1; x = 2; y = 2; y = 3;Thread 2:if  $(x == 2) \{$  if  $(y == 0) \{ ... \} \}$ 

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels



Thread 1:x = 1; y = 1; x = 2; y = 2; y = 3;Thread 2:if (x == 2) { if (y == 0) { ... } }

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels



Roland Meyer (TU-KL)

Thread 1:x = 1; y = 1; x = 2; y = 2; y = 3;Thread 2:if  $(x == 2) \{$  if  $(y == 0) \{ ... \} \}$ 

- Write buffers made for batch processing
- Batch processing is similar to lossiness
- So assume write buffers are lossy FIFO channels



Roland Meyer (TU-KL)





Roland Meyer (TU-KL)

Verification under Relaxed Memory Models Moscow December 2013 14 / 33



Roland Meyer (TU-KL)

Verification under Relaxed Memory Models Moscow December 2013 14 / 33







Verification under Relaxed Memory Models Moscow December 2013 14 / 33







- Write: Compute a new memory state; send it to the channel
- *Read:* Check the channel/memory
- *Memory update: Receive a state; copy it to the memory*

Problem: Interference between threads?



- Write: Compute a new memory state; send it to the channel
- *Read:* Check the channel/memory
- *Memory update: Receive a state; copy it to the memory*

Problem: Interference between threads?

Each thread guesses writes of other threads



- Write: Compute a new memory state; send it to the channel
- *Read:* Check the channel/memory
- Memory update: Receive a state; copy it to the memory
- Guessed Write: Send the guessed state to the channel

Problem: Interference between threads?

Each thread guesses writes of other threads



- Write: Compute a new memory state; send it to the channel
- *Read:* Check the channel/memory
- Memory update: Receive a state; copy it to the memory
- Guessed Write: Send the guessed state to the channel

Check that all threads agree on their guesses

Problem: Interference between threads?

Each thread guesses writes of other threads



- Write: Compute a new memory state; send it to the channel
- *Read:* Check the channel/memory
- Memory update: Receive a state; copy it to the memory
- Guessed Write: Send the guessed state to the channel

Check that all threads agree on their guesses

Synchronization of the LCS over send actions

#### Theorem [ABBM 2010]

The state reachability problem for TSO is reducible to the control-state reachability problem for LCS.

#### State Reachability: Conclusion

- Decidable for TSO (and beyond)
- But it is a hard problem non-primitive recursive
- However, it is possible to have efficient analysis techniques
- Abstraction-based techniques:

e.g., [Kuperstein, Vechev, Yahav, PLDI'11]

• Symbolic techniques:

[Abdulla, Atig, Chen, Leonardson, Rezine, TACAS'12] [Linden, Wolper, SPIN'10'11]

# Robustness

[Bouajjani, M., Möhlmann, ICALP'11] [Bouajjani, Derevenetc, M., ESOP'13]

Idea of robustness:

TSO behavior that deviates from SC is a programming error

Idea of robustness:

TSO behavior that deviates from SC is a programming error What is the notion of behavior?

Idea of robustness:

TSO behavior that deviates from SC is a programming error What is the notion of behavior?

Trace Robustness:

TSO- and SC-traces are the same [Shasha, Snir'88]

Idea of robustness:

TSO behavior that deviates from SC is a programming error What is the notion of behavior?

Trace Robustness:

TSO- and SC-traces are the same [Shasha, Snir'88]

Good: Allows for quite relaxed behaviors

Idea of robustness:

TSO behavior that deviates from SC is a programming error What is the notion of behavior?

Trace Robustness:

TSO- and SC-traces are the same [Shasha, Snir'88]

Good: Allows for quite relaxed behaviors Very Good: Only PSPACE-complete

Computation = sequence of actions as seen by memory

x = y = 0				Mem	
Thread 1 a: x = 1	Thread 2 p: y = 1	Thread 1 pc = a		x 0	
b: if(y == 0){ c: crit.sect.1 d:}	q: if(x == 0){ r: crit.sect.2 s: }	Thread 2 $pc = p$		у 0	

Computation = sequence of actions as seen by memory

x = y = 0				Mem	
Thread 1	Thread 2	Thread 1 $pc = b$	w(x,1)	x 0	
<pre>a : x = 1 b : if(y == 0){ c : crit.sect.1 d : }</pre>	<pre>p: y = 1 q: if(x == 0){ r: crit.sect.2 s: }</pre>	Thread 2 pc = p		у 0	

Computation = sequence of actions as seen by memory

x = y = 0				Mem	
Thread 1	Thread 2	Thread 1 $pc = c$	w(x,1)	<i>х</i> 0	
<pre>a : x = 1 b : if(y == 0){ c : crit.sect.1 d : }</pre>	<pre>p : y = 1 q : if(x == 0){ r : crit.sect.2 s : }</pre>	Thread 2 pc = p		у 0	

r(y, 0)

Computation = sequence of actions as seen by memory

x = y = 0				Mem
Thread 1	Thread 2	Thread 1 $ ho c = c$	w(x,1)	x 0
a: x = 1 b: if(y == 0){ c: crit.sect.1 d: }	<pre>p: y = 1 q: if(x == 0){ r: crit.sect.2 s: }</pre>	Thread 2 pc = q	w(y,1)	у 0

r(y, 0)
Computation = sequence of actions as seen by memory

x = y = 0				Mem	
Thread 1 a: x = 1	Thread 2 p: y = 1	Thread 1 $pc = c$	<b>w</b> (x, 1)	<i>х</i> 0	
<pre>b: if(y == 0){ c: crit.sect.1 d: }</pre>	q: if (x == 0){ r: crit.sect.2 s:}	Thread 2 pc = q		у 1	

 $r(y,0) \cdot w(y,1)$ 

Computation = sequence of actions as seen by memory

x = y = 0				Mem	
Thread 1	Thread 2	Thread 1 $pc = c$	w(x,1)	x 0	
<pre>a : x = 1 b : if(y == 0){ c : crit.sect.1 d : }</pre>	<pre>p: y = 1 q: if(x == 0){ r: crit.sect.2 s: }</pre>	Thread 2 pc = r		у 1	

 $r(y,0)\cdot w(y,1)\cdot r(x,0)$ 

Computation = sequence of actions as seen by memory

x = y = 0				Mem	
Thread 1 a : x = 1 b : if (y == 0){	Thread 2 p: y = 1 $q: if(x == 0)$ {	Thread 1 pc = c Thread 2		х 1 У	
c : crit.sect.1 d : }	<pre>r: crit.sect.2 s: }</pre>	pc = r		1	

 $r(y,0)\cdot w(y,1)\cdot r(x,0)\cdot w(x,1)$ 

Computation = sequence of actions as seen by memory

x = y = 0				Mem
Thread 1 a:x = 1 b:if(y == 0){ c: crit.sect.1 d:}	Thread 2 p: y = 1 q: if(x == 0){ r: crit.sect.2 s: }	Thread 1 pc = c Thread 2 pc = r		x 1 y 1

$$r(y,0) \cdot w(y,1) \cdot r(x,0) \cdot w(x,1)$$



Traces abstract computations to happens before dependencies

 $\mathsf{Trace}(r(y,0) \cdot w(y,1) \cdot r(x,0) \cdot w(x,1))$ 

Traces abstract computations to happens before dependencies

• Program order: Order of actions issued by a thread

# $\mathsf{Trace}(r(y,0) \cdot w(y,1) \cdot r(x,0) \cdot w(x,1))$

$$\overset{w(x,1)}{\underset{r(y,0)}{\downarrow}} \overset{w(y,1)}{\underset{r(x,0)}{\downarrow}}$$

Traces abstract computations to happens before dependencies

- Program order: Order of actions issued by a thread
- Store order: Order of writes to a variable

 $\operatorname{Trace}(r(y,0) \cdot w(y,1) \cdot r(x,0) \cdot w(x,1))$ 

$$\overset{w(x,1)}{\underset{r(y,0)}{\downarrow}} \qquad \qquad \overset{w(y,1)}{\underset{r(x,0)}{\downarrow}}$$

Traces abstract computations to happens before dependencies

- Program order: Order of actions issued by a thread
- Store order: Order of writes to a variable
- Source relation: write is source of read.

 $\mathsf{Trace}(r(y,0) \cdot w(y,1) \cdot r(x,0) \cdot w(x,1))$ 

$$\overset{w(x,1)}{\underset{r(y,0)}{\downarrow}} \qquad \qquad \overset{w(y,1)}{\underset{r(x,0)}{\downarrow}}$$

Traces abstract computations to happens before dependencies

- Program order: Order of actions issued by a thread
- Store order: Order of writes to a variable
- Source relation: write is source of read.
- Conflict relation: read is overwritten by write.

 $\mathsf{Trace}(r(y,0) \cdot w(y,1) \cdot r(x,0) \cdot w(x,1))$ 

$$w(x,1)$$

$$r(y,0)$$

$$w(y,1)$$

$$r(x,0)$$

Consider a memory model MM

Trace Robustness Problem against MM

```
Input: Program P.
```

**Problem**: Does  $Traces_{MM}(P) \subseteq Traces_{SC}(P)$  hold?

Consider a memory model MM

Trace Robustness Problem against MM

**Input**: Program **P**.

**Problem**: Does  $Traces_{MM}(P) \subseteq Traces_{SC}(P)$  hold?

Decidability / Complexity ?

Consider a memory model MMTrace Robustness Problem against MMInput: Program P. Problem: Does Traces<sub>MM</sub>(P)  $\subseteq$  Traces<sub>SC</sub>(P) hold?

Decidability / Complexity ?

Proof method

Theorem [Shasha, Snir 1988]

Program P is robust against MM iff all traces in Traces<sub>MM</sub>(P) are acyclic.

Consider a memory model MMTrace Robustness Problem against MMInput: Program P. Problem: Does Traces<sub>MM</sub>(P)  $\subseteq$  Traces<sub>SC</sub>(P) hold?

Decidability / Complexity ?

Proof method

Theorem [Shasha, Snir 1988]

Program P is robust against MM iff all traces in  $Traces_{MM}(P)$  are acyclic.

Shasha and Snir do not give an algorithm to find cyclic traces!

# Robustness

[Bouajjani, M., Möhlmann, ICALP'11] [Bouajjani, Derevenetc, M., ESOP'13]

Upper Bound:

Combinatorics From Robustness to SC Reachability

## **Deciding Robustness**



## **Deciding Robustness**



#### Understand shape of minimal violations

## **Deciding Robustness**



Understand shape of minimal violations

Check whether computation of this shape exists

# Robustness

[Bouajjani, M., Möhlmann, ICALP'11] [Bouajjani, Derevenetc, M., ESOP'13]

Upper Bound:

Combinatorics — Locality and Attacks From Robustness to SC Reachability

Goal: Locality

We can restrict ourselves to violations where only one thread reorders its actions.

Proof tool: Minimal violations

Number of inversions (out-of-program-order placements) minimal among all violating computations

Consider minimal violation  $\alpha \cdot \mathbf{b} \cdot \beta \cdot \mathbf{a} \cdot \gamma$  where  $\mathbf{b}$  has overtaken  $\mathbf{a}$ 

Consider minimal violation  $\alpha \cdot b \cdot \beta \cdot a \cdot \gamma$  where *b* has overtaken *a* Then *b* and *a* have happens before path through  $\beta$ 

Consider minimal violation  $\alpha \cdot b \cdot \beta \cdot a \cdot \gamma$  where *b* has overtaken *a* Then *b* and *a* have happens before path through  $\beta$ Subword  $b_1 \dots b_k$  with

$$b_i \rightarrow_{src/st/cf} b_{i+1}$$
 or  $b_i \rightarrow_p^+ b_{i+1}$ 

Consider minimal violation  $\alpha \cdot b \cdot \beta \cdot a \cdot \gamma$  where *b* has overtaken *a* Then *b* and *a* have happens before path through  $\beta$ Subword  $b_1 \dots b_k$  with

$$b_i \rightarrow_{src/st/cf} b_{i+1}$$
 or  $b_i \rightarrow_p^+ b_{i+1}$ 



$$\underbrace{r(y,0)\cdot w(y,1)\cdot r(x,0)\cdot w(x,1)}_{\rightarrow_{bb}}$$

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ :

#### Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 1: No interference



### Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 1: No interference



Lemma: happens before cycle  $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ 

### Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 1: No interference



Lemma: happens before cycle  $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Read  $r_i$  not involved, delete everything from  $r_i$  on

### Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 1: No interference

$$r_j \sim w_j - w_i$$

Lemma: happens before cycle  $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Read  $r_i$  not involved, delete everything from  $r_i$  on Saves a reordering, contradiction to minimality

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 2: Overlap



## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 2: Overlap



Argumentation similar, delete again  $r_i$ 

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 3: Interference



## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 3: Interference



Lemma: happens before cycle  $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ 

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

#### Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 3: Interference



Lemma: happens before cycle  $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Only thread  $t_i$  may contribute, delete rest

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 3: Interference



Lemma: happens before cycle  $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Only thread  $t_i$  may contribute, delete rest Lemma: happens before cycle  $r_i \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ 

## Theorem (Locality) [BMM 2011]

In a minimal violation, only a single thread uses its buffer.

Proof sketch

Pick last writes that are overtaken in two threads  $t_i$  and  $t_j$ : Case 3: Interference

$$r_i \swarrow w_j \longrightarrow w_i$$

Lemma: happens before cycle  $r_j \rightarrow_{hb}^+ w_j \rightarrow_p^+ r_j$ Only thread  $t_i$  may contribute, delete rest Lemma: happens before cycle  $r_i \rightarrow_{hb}^+ w_i \rightarrow_p^+ r_i$ Read  $r_i$  not on this cycle, delete it, contradiction
Reformulate Robustness

absence of feasible attacks

Reformulate Robustness

absence of feasible attacks

If P is not robust, there are these violation:



Reformulate Robustness

absence of feasible attacks

If P is not robust, there are these violation:



Attacker The thread that uses its buffer: only one by locality

Reformulate Robustness

absence of feasible attacks

If P is not robust, there are these violation:



Attacker The thread that uses its buffer: only one by locality Helpers Remaining threads close cycle:  $\mathbf{r} \rightarrow^+_{hh} \mathbf{w} \mathbf{w} \rightarrow^+_{p} \mathbf{r}$ 

Reformulate Robustness

absence of feasible attacks

If P is not robust, there are these violation:



Attacker The thread that uses its buffer: only one by locality Helpers Remaining threads close cycle:  $\mathbf{r} \rightarrow^+_{hh} \mathbf{w} \mathbf{w} \rightarrow^+_{h} \mathbf{r}$ 

$$\underbrace{r(y,0)\cdot w(y,1)\cdot r(x,0)\cdot w(x,1)}_{\bullet}$$

 $\rightarrow_{hb}$ 

- Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

- Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

Attack

- An attack is a triple A = (thread, write, read)
- A TSO witness for attack A is a computation as above:



- Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

Attack

- An attack is a triple A = (thread, write, read)
- A TSO witness for attack A is a computation as above:



#### Theorem [BDM'13]

Program P is robust if and only if no attack has a TSO witness.

- Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

Attack

- An attack is a triple A = (thread, write, read)
- A TSO witness for attack A is a computation as above:



#### Theorem [BDM'13]

Program P is robust if and only if no attack has a TSO witness. The number of attacks is quadratic in the size of P.

Roland Meyer (TU-KL)

# Robustness

[Bouajjani, M., Möhlmann, ICALP'11] [Bouajjani, Derevenetc, M., ESOP'13]

Upper Bound:

Combinatorics From Robustness to SC Reachability

TSO witnesses for attack A considerably restrict TSO behavior,

TSO witnesses for attack A considerably restrict TSO behavior, enough to find TSO witnesses with SC reachability

TSO witnesses for attack A considerably restrict TSO behavior, enough to find TSO witnesses with SC reachability



Let attacker execute under SC

TSO witnesses for attack A considerably restrict TSO behavior, enough to find TSO witnesses with SC reachability



Let attacker execute under SC

$$-\frac{\alpha}{\alpha}$$
 w · r  $-\frac{\beta}{\rho \sqcup \omega}$  r  $-\frac{\beta}{\beta}$ 

TSO witnesses for attack A considerably restrict TSO behavior, enough to find TSO witnesses with SC reachability



Let attacker execute under SC

Problem Writes may conflict with helper reads

$$-\frac{\omega}{\alpha} \mathbf{w} \cdot \mathbf{r} - \frac{\omega}{\rho \omega} \mathbf{r} - \frac{\mathbf{x}}{\beta}$$

TSO witnesses for attack A considerably restrict TSO behavior, enough to find TSO witnesses with SC reachability



Let attacker execute under SC

Problem Writes may conflict with helper reads

Solution Hide them from other threads

$$\alpha$$
  $w_{loc} \cdot r - \rho \sqcup \omega_{loc} r - \beta$ 

TSO witnesses for attack A considerably restrict TSO behavior, enough to find TSO witnesses with SC reachability



Let attacker execute under SC

Problem Writes may conflict with helper reads

Solution Hide them from other threads

$$\frac{\alpha}{\alpha} = \mathsf{W}_{\mathsf{loc}} \cdot \mathbf{r} \frac{\beta}{\rho \sqcup \omega_{\mathsf{loc}}} \mathbf{r}$$

#### Theorem [BDM'13]

Attack A has a TSO witness iff  $P_A$  reaches goal state under SC.

# Trace Robustness: Conclusion

- Decidable for TSO (and beyond)
- Is an easy problem PSPACE-complete
- Locality: only one thread uses the buffer
- Analysis parallelizable
- Monitoring techniques:

e.g., [Burckhardt, Musuvathi CAV'08, Sen et al. TACAS'11]

Static analysis:

[Shasha Snir TOPLAS'88, Alglave, Maranget CAV'11]

• Semantics:

[Owens ECOOP'10]